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Welcome to the special issue on field programmable gate ar-
rays (FPGAs). FPGAs are becoming an increasingly impor-
tant part of embedded systems, as the collection of papers in
this issue illustrates.
“An overview of reconfigurable hardware in embedded
systems” provides a comprehensive overview of the state-of-
the-art use of reconfigurable hardware in embedded systems.
A detailed discussion of the use of FPGAs for application ar-
eas such as encryption, software-defined radio, and robotics
is provided. Additionally, a concise assessment of design is-
sues and current design tools is included. A sizable collection
of citations provides a handy reference for newcomers to the
field.
The remaining papers address applications and tools for
embedded systems design. The applications presented here
are typical of the spectrum of FPGA applications. They
fall into the categories of multimedia processing, including
video, image and speech processing, as well as communica-
tions applications.
The implementation of an MPEG-4 image encoder using
a scalable number of Altera NIOS soft processors is presented
in “ScalableMPEG-4 encoder of FPGAmultiprocessor SOC.”
An image is partitioned so that each processor receives a hor-
izontal slice of the image. The author’s own on-chip inter-
connection network is used to connect the soft processors.
The authors demonstrate a significant application speedup as
additional soft processors are added to the FPGA platform.
In “A real-time wavelet domain video denoising imple-
mentation in FPGA,” the authors present a two-FPGA so-
lution for performing video denoising via a 3D (two spatial
and one temporal dimension) wavelet filter. By careful con-
sideration of the algorithm, data movement, and pipelining,
a complete and complex image processing pipeline is pro-
duced.
In “A dynamic reconfigurable hardware/software archi-
tecture for object tracking in video streams,” the authors
present a feature tracker that has been implemented on an
FPGA. The authors focus on choosing an algorithm that is
well matched to reconfigurable hardware, hardware/software
partitioning, and eﬃcient use of memory structures. Their
implementation, which runs faster than a software-only so-
lution, has applications for mobile autonomous platforms.
The paper “Speech silicon: an FPGA architecture for real-
time hidden Markov model-based speech recognition” de-
tails the implementation of an FPGA SoC that can perform
real-time speech recognition of medium-sized speech vocab-
ularies. This pipelined approach maximizes the throughput
by minimizing the amount of required control circuitry. The
FPGA implementation of each part of the pipeline is care-
fully documented to demonstrate the benefits of FPGA spe-
cialization. FPGA floorplanning plays an important role in
achieving real-time performance.
A common application for FPGAs is image processing al-
gorithms. In “A visual environment for real-time image pro-
cessing in hardware (VERTIPH),” the authors propose a new
tool for designing image processing implementations on FP-
GAs. The proposed tool aims to improve the productivity of
designers targeting FPGAs for their image processing algo-
rithms, and provides visual information for the timing and
structure of the implementation.
In “FPGA-based communications receivers for smart an-
tenna array embedded systems,” the authors consider the de-
sign of adaptive receivers on FPGAs. The receivers can sup-
port an array of antennas, and make use of adaptive algo-
rithms to change parameters depending on the environment.
This approach is particularly good at reducing the power re-
quired to receive signals.
An interesting aspect of embedded systems using FPGAs
is the use of both CPUs and reconfigurable logic in the same
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system; and two papers in this issue address tools for sup-
porting hardware/software codesign.
The first paper is “Modeling and design of fault-tolerant
and self-adaptive reconfigurable networked embedded sys-
tems.” In traditional mixed hardware/software systems, the
designer picks which resources will support which tasks.
In this paper, the authors explore a diﬀerent approach—
dynamic movement between these resources. This paper de-
scribes a framework for implementing a fault-tolerant system
containing FPGAs and processors. Tasks can be dynamically
bound to hardware or software, and support for checkpoint-
ing and rollback is provided.
“MOCDEX: multiprocessor on-chip multiobjective de-
sign space exploration with direct execution” supports the
design of multiprocessor systems on a chip. The processors
here are MicroBlaze soft-cores on a Xilinx Virtex chip. Four
are used to implement an image filtering application. The
contribution of this paper is in the use of a multiobjective
evolutionary algorithm to optimize the design of each pro-
cessor. The optimization criteria chosen are number of logic
slices, amount of block RAM and number of cycles. Real
FPGA implementations are used in the evaluation phase of
the algorithm.
Another important aspect of tools for embedded sys-
tems is energy estimation and power minimization. Two pa-
pers in this issue address this problem. “Rapid energy esti-
mation for hardware-software codesign using FPGAs” out-
lines the design and implementation of a high-level energy
estimation approach for combined hardware/software de-
signs mapped to FPGAs. The FPGA design includes both a
soft processor and custom application hardware. Cosimula-
tion of the hardware and software is performed to determine
software instruction usage and hardware switching activities.
This information is then used by low-level instruction-level
and hardware models to estimate energy consumption. A
6000x speedup in energy estimation time is achieved versus
synthesis-based approaches with a loss of about 10% energy
estimation accuracy.
Power consumption in an embedded system is often the
crucial design constraint. Although research eﬀorts have de-
veloped CAD algorithms to replace vendor tools to perform
power optimization, real designers are still reliant on the
vendor’s tools. The paper “FPGA dynamic power minimiza-
tion through placement and routing constraints” takes a dif-
ferent track, showing that by carefully devising placement
constraints, power reductions in a Xilinx FPGA are possible
within the vendor’s tool suite. A number of schemes for de-
vising these placement constraints are considered, and over-
all achieve approximately a 10% power savings.
This collection of papers represents a good overview of
active research in the field of reconfigurable hardware in em-




Miriam Leeser is a Professor at North-
eastern University, Department of Electri-
cal and Computer Engineering. She re-
ceived her B.S. degree in electrical engineer-
ing from Cornell University, and Diploma
and Ph.D. degrees in computer science from
Cambridge University in England. After
completion of her Ph.D., she joined the fac-
ulty of Cornell University, Department of
Electrical Engineering, as an Assistant Pro-
fessor. In January, 1996 she joined the faculty of Northeastern Uni-
versity, where she is the Head of the Reconfigurable Computing
Laboratory and a Member of the Computer Engineering Research
Group and the Center for Communications and Digital Signal Pro-
cessing. In 1992 she received an NSF Young Investigator Award to
conduct research into floating-point arithmetic. Her research inter-
ests include hardware description languages, high-level synthesis,
computer arithmetic, and reconfigurable computing for signal and
image processing applications. She is a Senior Member of the IEEE,
and a Member of the ACM.
Scott Hauck received the B.S. degree in
computer science from the University of
California, Berkeley, in 1990, and the M.S.
and Ph.D. degrees from the Department of
Computer Science, University of Washing-
ton, Seattle, in 1992 and 1995, respectively.
He is an Associate Professor of electrical en-
gineering at the University of Washington.
From 1995 to 1999, he was an Assistant Pro-
fessor at Northwestern University. His re-
search concentrates on FPGAs, including architectures, applica-
tions, and CAD tools, reconfigurable computing, and FPGA-based
encryption and image compression. He has received a National Sci-
ence Foundation (NSF) Career Award, a Sloan Fellowship, and a
TVLSI Best Paper Award. He is a Senior Member of the IEEE.
Russell Tessier is an Associate Professor
of electrical and computer engineering at
the University of Massachusetts, Amherst,
Mass. He received the B.S. degree in com-
puter engineering from Rensselaer Poly-
technic Institute, Troy, NY, in 1989 and S.M.
and Ph.D. degrees in electrical engineer-
ing from MIT, Cambridge, Mass, in 1992
and 1999, respectively. He is a Founder of
Virtual Machine Works, a logic emulation
company, and has also worked at BBN, Ikos Systems, and Altera.
Professor Tessier currently leads the Reconfigurable Computing
Group at UMass. His research interests include computer architec-
ture, field-programmable gate arrays, and system verification.
